

US011838403B2

(12) United States Patent

Muthineni et al.

(54) METHOD AND APPARATUS FOR AN ULTRA LOW POWER VLSI IMPLEMENTATION OF THE 128-BIT AES ALGORITHM USING A NOVEL APPROACH TO THE SHIFTROW TRANSFORMATION

(71) Applicant: The Board of Regents of the

University of Texas System, Austin,

TX (US)

(72) Inventors: Alekhya Muthineni, San Antonio, TX

(US); Eugene John, San Antonio, TX

(US)

(73) Assignee: **BOARD OF REGENTS, THE**UNIVERSITY OF TEXAS SYSTEM,

Austin, TX (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 494 days.

(21) Appl. No.: 16/845,556

(22) Filed: **Apr. 10, 2020**

(65) Prior Publication Data

US 2020/0328877 A1 Oct. 15, 2020

Related U.S. Application Data

- (60) Provisional application No. 62/833,258, filed on Apr. 12, 2019.
- (51) Int. Cl.

H04L 9/06 (2006.01) *G06F 1/26* (2006.01)

(52) **U.S. Cl.**

(10) Patent No.: US 11,838,403 B2

(45) **Date of Patent: Dec. 5, 2023**

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

4,675,842 A *	6/1987	Szenes G09G 5/001
		711/207
5,459,483 A *	10/1995	Edwards G09G 3/3688
5 5 5 2 0 1 2 A *	0/1006	345/98 COCE 7/556
5,553,012 A *	9/1996	Buss
7 106 860 B1*	0/2006	708/517 Yu H04L 9/0631
7,100,800 B1	9/2000	380/37

(Continued)

OTHER PUBLICATIONS

Architectures and VLSI Implementations of the AES-Proposal Rijndael (Year: 2002).*

(Continued)

Primary Examiner — Noura Zoubair


Assistant Examiner — Thomas A Carnes

(74) Attorney, Agent, or Firm — Smith, Gambrell & Russell, LLP

(57) ABSTRACT

The present techniques may provide improved processing and functionality of performance of the 128-bit AES Algorithm, which may provide improved power consumption. For example, in an embodiment, an encryption and decryption apparatus may comprise memory storing a current state matrix of an encryption or decryption process and a plurality of multiplexers configured to receive from the memory current elements of the state matrix stored in the memory, perform a cyclic shift on the received elements of the state matrix, and transmit the shifted elements to the memory for storage as a new state matrix.

10 Claims, 23 Drawing Sheets



(56) References Cited

U.S. PATENT DOCUMENTS

2003/0072444	A1*	4/2003	Hu H04L 9/0631
			380/37
2008/0162745	A1*	7/2008	Tkacik G06F 13/364
			710/33
2010/0322411	A1*	12/2010	Lubberhuizen H04L 9/0631
			380/28
2011/0013769	A1*	1/2011	Itoh H04L 9/003
			380/28
2014/0040334	A1*	2/2014	Burgess G06F 1/0353
			708/235
2015/0086007	A1*	3/2015	Mathew H04L 9/0631
2010,00000.		<i>5</i> , 20 10	380/28
2016/0171249	A 1 *	6/2016	Circello G06F 21/72
2010/01/12-7	Λ_1	0/2010	
			713/189
2017/0373836	A1*	12/2017	Rarick H04L 9/0861
2019/0179618	A1*	6/2019	Noor H04L 9/0637

OTHER PUBLICATIONS

Efficient Byte Permutation Realizations for Compact AES Implementations (Year: 2005).*

Design and Implementation of Low-area and Low-power AES Encryption Hardware Core (Year: 2006).*

FPGA and ASIC Implementations of AES (Year: 2014).*

High Secured Low Power Multiplexer-LUT Based AES S-Box Implementation (Year: 2016).*

^{*} cited by examiner

Fig. 1
PRIOR ART




Fig. 2 PRIOR ART

State Array




Fig. 3




Fig. 4




Fig. 5

	**	<u>, , , , , , , , , , , , , , , , , , , </u>	<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>	<u>tentente (entente</u> tentente (ententente (en	<u>en en e</u>	<u></u>	<u>, , , , , , , , , , , , , , , , , , , </u>	<u> </u>		8			<u></u>		<u>er granan granan ar a</u> r ar	<u>ann an air an air an </u>	<u>an an a</u>
		Q		2	3	4		6		8	\$	*	\$	¢.	4	*	*
***************************************	0	63	70	77	75	£2	8	8 .2	~ \$	30	01	63	20	\$ ⊗	47	**	78
	*	~ &	82	09	74	**	89	47	*0	*4	#4	& 2	a.f	90	**	72	00
	2	57	£ů	93	26	36	32	£ 7	CC	34	& &	& \$	22	***	48	31	2.5
9	3	04		23	&3	18	96	0.5	98	Q ?	12	80	& 2	&	27	& 2	75
	4	09	83	Ž¢	2.8	1.60	68	38	80	52	36	d6	253	29	&3	22	84
3	8	83	d1	00	⊗ d	20	**	20.2	38	6 .3		b\	3.8	& 33.	40	.5.8	c:£
	6	dO	₩Ĭ	8.8	£	43	40	33	88	45	#9	02	7.	80	30	9#	*8
- 1-20-54*	"	53	& 3	& 0	8£	92	90	38	23	bc	26	dæ	21	2.0	##	#3	42
	8	ca i	Ø¢.	2.3	& C	\$\$	97	44	2 7	≪.	& 7	70	34	64	34	19	73
	9	60	*1	&£	de	22	2a	90	88	46	**	208	14	å&	3.4	O to	db
	*	**	32	38	O.	49	06	24	50	0. 2	43	**	82	91	98	₩4	79
	b	\$7	€\$	37	6d	8ಚ	d\$	48	a9	6c	56	#4	**	65	7.	88	08
		200	78	25	2*	10	86	204	<*	⊗ 8	dd	74	3.8	45	bot .	80	88
	đ	70	3.	bS	66	48	03	**	0.	61	38		809	86	C1	14	90
	*	&1	28	98	11	69	Ø\$	- 8 ↔	94	920		87	₩ ₩	⇔	88	28	đŽ
		 .	**************************************		04		⊗ &	*2	88	43	88				84		18

Fig. 6




Fig. 7

Byte 0	myre 4	Byte 8	Hyie 12	NO SHIFT	Byw ()	Hyw 4	Byse 8	Byte 12
Byte i	Myse I	Byte 9	Myse 13	Cyclic duils by 1	Byw S	Hyke 9	Byw i3	
Byne 2	Byse 6	Byw 10	Byw 14	Cyclic sisters by 2	Byte 10	Byte 14	Byte 2	Byte
Byne 3	Sym 7	Byte I i	Byre 15	Cyclic shift by 3	Byw 13	Byte 3	Byte 7	Hyte II

Fig. 8




Fig. 9




Fig. 10

S		S		-			W 12	•	S'o			
	S.	S			W							
						W 300	W :4		52		S* 10	
	Sy							•	S	S**	S	
			pher)		mici	X.C.y				i Rou	nd cip	

Fig. 11




Fig. 12

Byte 0	Byte 4	Byte 8	Byte 12	NOSHIFT	Byw 0	Byte 4	Byte 8	8yte 12
Byne 1	Byte 5	Byte 9	Byte 13	Cyclic shift by 3	Byte 13	Byte i	Byte 5	Byte 9
Byw 2	Byte 6	Byte 10	Byte 14	Cyclic shift by 2	Byw 10	Byw 14	Hym 2	Byte 6
Byte 3	Byte 7	Byte II	Byte 15	Cyclic shift by 3	Byte 7	Byte 11	Byte 15	Byte 3

Fig. 13

									** -1	7							
DB		0		<u>2</u>	3	4	5	б	7	8	9	a	b		d	8	£
	0	52	89	ба	d 5	30	36	a 5	38	bf	40	аЗ	9⊜	81	f3	d7	fb
	4	70	æ3	39	82	9b	2f	ff	87	34	8e	43	44	C4	de	e9	්ඩ
	1	54	7b	94	32	a6	c2	23		88	4 0	95	dO	42	ta ta	ප3ී	4 e
	3	08	2e	ai	66	28	d9	24	b2	76	5b	a2	49	бd	8b	đi	25
	र्ज	72	f8	f6	64	86	68	98	16	₫4	a4	50		5d	65	b6	92
	5	රිර	70	48	50	fd	ed	b9	da	5e	15	46	57	a?	¥d	94	84
	8	30	₫8	ab	00	8េ	bo	d3	Oa	£7	e4	58	05	b 8	b3	45	86
~~	7	d0	20	10	8£	ca	3£	Of	02	cl	a£	bd	03	01	17	8a	6b
X	8	res Co	91	13	1774 1823	41	6	ಡೆಲ	ក្រុ ល្អ	97	£ 2	cf	Ö ⊕	fO	4	රා	73
	3	96	ac	74	22	e7	ad	35	85	eî	£9	37	€8	10	75	đ£	6€
	Ã	47	fl	1a	71	ld	29	c5	89	SÍ	b7	62	<u></u>	aa	90 174	be	1b
	b	fc	56	3e	4b	୍ଦର	d2	79	20	9a.	db	C9	fe	78	cđ	5a	£4
	C	1f	dd	a 8	33	88	07	ප7	71	bl	12	10	59	27	80	e C	5f
	đ	60	51	7£	a 9	19	b5	4a	0d	2d	e 5	7a	9£	93	c9	30	ef
	e	a ()	eQ	3b	40	аe	2a	£5	0d	୍ଷ	eb	dd	3c	83	53	39	61
	£	17	2b	04	7e	ba	77	db	26	el	69	14	63	55	21	QC	7d

Fig. 14

0E	0B	0D	09
09	0E	0B	0D
0D	09	0E	0B
0B	0D	09	0E

C) (C) Accessorance acces

Fig. 16




Fig. 17






Fig. 18



1800

Dec. 5, 2023






Fig. 20




Fig. 21




Fig. 22

		7,650.000 ns
NAME	VALUE	3,000 ns 1,500 ns 18,000 ns 18,500 ns 19,000 ns
3G CIK	+	
3 decrypt	-	
 ▼ data_in[127:0]	54776f204f6e65204e696e652054776f 54776f204f6e65204e696e652054776f	2041bet
∇ X Key [127:0]		617473206d792
▶ 6 dataout 127:0	_	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
		XXXX
		X1: 7,650.000 ns

Fig. 23




Fig. 24




Fig. 25




Fig. 26





Fig. 27



METHOD AND APPARATUS FOR AN ULTRA LOW POWER VLSI IMPLEMENTATION OF THE 128-BIT AES ALGORITHM USING A NOVEL APPROACH TO THE SHIFTROW TRANSFORMATION

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of priority to U.S. Provisional Patent Application No. 62/833,258 filed on Apr. 12, 2019, which is incorporated by reference in its entirety herein.

BACKGROUND

The present invention relates to techniques that provide improved processing and functionality of performance of the 128-bit AES Algorithm.

With the fast growing digital world, security of data has become a critical issue. The security of personal data has become the most important aspect of modern technologies and to tackle this challenge, an age old technique known as cryptography is widely applied. A tremendous amount of 25 work has been done in this realm with great progress over the years. Various cryptographic algorithms such as DES, 3DES, Blowfish, Twofish and AES have been developed over the years to address the security of data. Presently, the most widely used cryptographic algorithm is the Advanced 30 Encryption Standard also called as the AES Algorithm in short. Since the inception of AES, many advancements have been achieved and much work has been done to get better values for the parameters under measurement. However, for most present-day applications, such as portable devices and 35 Internet of Things (IoTs) in which battery power is limited, power efficiency and throughput are of utmost importance. Hence, ultra-low power implementation of the AES algorithm has become important for a range of devices. This thesis focuses on optimizing the power consumption of the 40 128-bit AES Algorithm.

Various low power VLSI techniques exist and are used widely for the purpose of power optimization of the design and implementation of digital systems. However, that alone is not enough and is not the best way to achieve reduced 45 power consumption.

A need arises for techniques that provide improved processing and functionality of performance of the 128-bit AES Algorithm, which provides improved power consumption.

SUMMARY

The present techniques may provide improved processing and functionality of performance of the 128-bit AES Algorithm, which may provide improved power consumption. 55 Rather than just applying a low power technique on an existing design, the present techniques may utilize an alternate computational algorithm and then uses low power techniques on the modified algorithm. This is done by analyzing various layers of the AES and identifying various methodologies and power optimization techniques that have been implemented. With this information, a modified algorithm is proposed by substituting or eliminating certain elements from the layers of the algorithm. Through this, embodiments of the architecture may not only achieve 65 power optimization, but also an area efficient model by eliminating unnecessary circuitry from the design.

2

In an embodiment, an encryption and decryption apparatus may comprise memory storing a current state matrix of an encryption or decryption process and a plurality of multiplexers configured to receive from the memory current elements of the state matrix stored in the memory, perform a cyclic shift on the received elements of the state matrix, and transmit the shifted elements to the memory for storage as a new state matrix.

In embodiments, the encryption or decryption process
may be an Advanced Encryption Standard encryption process. The Advanced Encryption Standard
encryption or decryption process may be a 128-bit process.
The cyclic shift may be the Advanced Encryption Standard
ShiftRow operation. The encryption and decryption apparatus comprising the plurality of multiplexers to perform the
Advanced Encryption Standard ShiftRow operation may
consume less power than an encryption and decryption
apparatus comprising registers to perform the Advanced
Encryption Standard ShiftRow operation. The apparatus
may further comprise circuitry configured to perform clock
gating.

In an embodiment, the method of encryption and decryption may comprise storing, in a memory, a current state matrix of an encryption or decryption process, receiving, through plurality of multiplexers from the memory, current elements of the state matrix stored in the memory, performing, through plurality of multiplexers, a cyclic shift on the received elements of the state matrix, and transmitting, from the plurality of multiplexers to the memory, the shifted elements for storage as a new state matrix.

BRIEF DESCRIPTION OF THE DRAWINGS

The details of the present invention, both as to its structure and operation, can best be understood by referring to the accompanying drawings, in which like reference numbers and designations refer to like elements.

FIG. 1 is an exemplary illustration of the concepts of encryption and decryption.

FIG. 2 is an exemplary illustration of a state matrix or state array.

FIG. 3 is an exemplary illustration of the top-level blocks involved in the AES process.

FIG. 4 is an exemplary flow diagram of the steps involved in the AES encryption process.

FIG. 5 is an exemplary illustration of a Look Up table involved in the AES process.

FIG. **6** is an exemplary illustration of the operation of the S-Box.

FIG. 7 is an exemplary illustration of the byte order of the block after the shift rows transformation.

FIG. 8 is an exemplary illustration of the circulant matrix used in the AES process.

FIG. 9 is an exemplary illustration of matrix multiplication performed in the AES process.

FIG. 10 is an exemplary illustration of the round key addition step performed in the AES process.

FIG. 11 is an exemplary flow diagram of the steps involved in the AES decryption process.

FIG. 12 is an exemplary illustration of the inverse shift rows operation in the AES process.

FIG. 13 is an exemplary illustration of the Inverse S-Box used in the AES process.

FIG. 14 is an exemplary illustration of the inverse circulant matrix used in the AES process.

FIG. 15 is an exemplary illustration of an exemplary embodiment of circuitry to implement the present process

with a current state matrix, according to embodiments of the present systems and methods.

- FIG. 16 is an exemplary flow diagram of the modified AES encryption process, according to embodiments of the present systems and methods.
- FIG. 17 is an exemplary flow diagram of the modified AES decryption process, according to embodiments of the present systems and methods.
- FIG. 18 is an exemplary RTL schematic of the top module, according to embodiments of the present systems and methods.
- FIG. 19 is an exemplary top level schematic, according to embodiments of the present systems and methods.
- FIG. 20 is an exemplary RTL Schematic of an AddRound-Key Module, according to embodiments of the present 15 systems and methods.
- FIG. 21 is an exemplary RTL schematic of a MixColumns Module, according to embodiments of the present systems and methods.
- FIG. 22 shows exemplary simulation results showing 20 encryption waveforms, according to embodiments of the present systems and methods.
- FIG. 23 shows exemplary simulation results showing decryption waveforms, according to embodiments of the present systems and methods.
- FIG. 24 shows exemplary simulation results showing power consumption comparisons, according to embodiments of the present systems and methods.
- FIG. 25 shows exemplary simulation results showing power consumption comparisons, according to embodi- 30 ments of the present systems and methods.
- FIG. 26 shows exemplary simulation results showing power consumption comparisons, according to embodiments of the present systems and methods.
- power consumption comparisons, according to embodiments of the present systems and methods.

DETAILED DESCRIPTION

The present techniques may provide improved processing and functionality, which provides improved power consumption. Rather than just applying a low power technique on an existing design, the present techniques may utilize an alternate computational algorithm and then uses low power 45 techniques on the modified algorithm. This is done by analyzing various layers of the AES and identifying various methodologies and power optimization techniques that have been implemented. With this information, a modified algorithm is proposed by substituting or eliminating certain 50 elements from the layers of the algorithm. Through this, embodiments of the architecture may not only achieve power optimization, but also an area efficient model by eliminating unnecessary circuitry from the design.

The interest in hardware encryption is developing at a 55 quick pace as the advancement of technology and digital electronics has developed to enable society to remain connected in everyday life. These modern-day devices and applications enable us to shop on-line, effectively perform bank exchanges, browse hundreds of websites, and even surf 60 the web from mobile hotspots. But on the down side, it makes our personal information vulnerable. It is said that any kind of information, once uploaded on the web, can never be deleted or destroyed.

In due course of time, over the years the consumer market 65 has demonstrated a greater interest for the protection of data because of the harming impacts it could have on an orga-

nization's benefits and reputation. For example, cable companies may encrypt each of the channels they transmit; expecting clients to have a unique set-top box to decrypt the received signals. This was done to stop unauthorized viewing of these channels by non-subscribers. In the gaming industry, encryption may be used to make sure that players can only play authorized games only on their console. The various hacks of credit card and other data are good examples of why security of financial data is very important. For example, unencrypted credit and debit card information of millions of customers may be hacked. Hence the need for efficient security and encryption of sensitive data has become important in today's society.

Cryptography is a method used to securitize a data/ message called a cipher, which can only be decoded by an intended recipient. Every ciphering technique is based on some kind of decode key system. Classical crypto-graphical algorithms are those that were invented during the precomputer era up until around the 1950's. Earlier, cryptography was designed to allow manual encryption and decryption. Though most people claim they are not aware of cryptography, they are often familiar with the concept of ciphers.

Information that can be comprehended with no extra 25 measures is called 'plaintext' or 'cleartext'. The technique of disguising plaintext such as to hide its actual data is called encryption. The product obtained from encrypting plaintext is incomprehensible gibberish which is called 'ciphertext'. The method of extracting the original plaintext from the encrypted version is called decryption. FIG. 1 illustrates the concepts of encryption and decryption.

Physical implementation of the algorithm is additionally an essential factor as it impacts security, speed, area, and power of devices. For frameworks managing national secu-FIG. 27 shows exemplary simulation results showing 35 rity and protection of classified information, designers may tradeoff area and power to emphasize speed and security. On the other hand, the need for high speed and high throughput can be of more importance for network applications that require transmission of secured data. Portable electronic devices such as RFID cards, cellphones and activity trackers may emphasize on power and area efficiency because of a limited battery source and a small frame factor.

Advanced Encryption Standard (AES), also known as Rijndael, is the most widely used encryption standard for security of data transmissions. It was first published by the National Institute of Standards and Technology (NIST) in January 1997. Over nine months, a total of fifteen countries competed to propose a design which was evaluated based on security, performance and a variety of other settings and limitations in different environments and finally the Rijndael cipher was selected. Rijndael is an iterated block cipher which has variable key lengths, 128, 192 and 256 bits, and a block length of 128 bits. AES uses a symmetric key algorithm which means that ciphering and deciphering uses the same key which makes it necessary for both people/ parties involved in the data transmission to have the same key. AES is a design based on a design principle known as substitution-permutation network and is fast in both hardware and software.

Embodiments of the present systems and methods may utilize an improved algorithm based on the different layers of the AES standard thus achieving a power optimized circuit with minimal delay tradeoff. This is achieved by breaking down the individual steps involved in the realization of the algorithm and introducing efficient alternate architecture for the existing steps. Embodiments may be clock gated to achieve a pipelined design in which the

previous stages of the pipeline can be shut down once completed, thus achieving power optimization.

In order to optimize the design in terms of power, a careful analysis of the individual layers of the AES was necessary to analyze for the scope of optimization in each 5 layer. The same was done in this work and a modification was done to the original algorithm to achieve power optimization. In embodiments, a new method for the ShiftRow transformation step may be utilized. In embodiments, the ShiftRow transformation step may be implemented using 10 multiplexers to perform the cyclic shift on the elements of the state matrix as opposed to using registers as in the conventional designs. This allows the elimination of one whole step in each round of the algorithm which reduces the total circuitry required significantly. Thus the power con- 15 sumption may be reduced by the embodiments. Furthermore, clock gating may be performed on the design to get the most power optimized version of the algorithm.

MODES OF AES ENCRYPTION. The AES encryption algorithm is a block cipher. Practical applications of AES 20 encryption usually work with data pieces larger than the simple 128 bits that the algorithm accepts as an input. Because of this, different modes of operation are used to allow large amounts of data to be encrypted under the same key. For a better understanding of these modes, Forward 25 Cipher will be the name used for the encryption process and Inverse Cipher will be the name used for the decryption process as described previously in the chapter. An initialization vector is used in all other modes of operation to produce unique ciphertext even when the same data is 30 encrypted multiple times with the same key. The initialization vector does not need to be kept secret, however, it is important not to reuse the same vector under the same key. The modes of operation are classified and operated as follows.

Electronic Code Book (ECB) Mode Cipher Block Chaining (CBC) Mode Cipher Feedback (CFB) Mode Output Feedback (OFB) Mode Counter (CTR) Mode

ECB MODE. An Electronic Code Book or ECB mode is the simplest way to encrypt a large message. In this mode, the message is broken up into 128 bit blocks and the Forward Cipher is applied to each block. To decrypt, the ciphertext is broken up into 128 bit blocks and the Inverse 45 Cipher is performed. One problem with this mode of operation is that if a message contains a large number of identical data blocks, they will be mapped to the same cipher text blocks. This is a flaw when encryption of large messages has to be done using the same key.

CBC MODE. In cipher block chaining or CBC mode, the initial plaintext block is XORed with an initialization vector, then the Forward Cipher is applied. Each of the subsequent plain text blocks are XORed with the previous cipher text and then put into the Forward Cipher for encryption. For 55 decryption, the cipher text is run through the Inverse Cipher and then XORed with the same initialization vector that was used for encryption. Each subsequent ciphertext is put through the Inverse Cipher and then XORed with the previous ciphertext. With this mode of operation, encryption 60 requires ciphertext from the block before and that is not available until after the Forward Cipher is applied, therefore, it cannot be parallelized. The decryption process, however, can be parallelized because it uses the previous block's ciphertext which is available at the start of decryption. The 65 message must be a multiple of 128 bits or it must be padded to be a multiple of 128 bits. Another drawback with this

6

mode is that a one bit change in the plaintext affects all subsequent ciphertexts during encryption. A one bit change in the ciphertext causes a complete corruption of that current blocks plaintext and inverts that same bit in the following blocks of plaintext.

CFB MODE. For Cipher Feedback or CFB mode the initialization vector is encrypted at the start for both encryption and decryption and the result is XORed with either the plaintext block or the ciphertext block. For encryption, each of the subsequent blocks use the previous ciphertext as the input to the Forward Cipher and then the plaintext is XORed with the result. For decryption, each subsequent block uses the previous ciphertext as the input to the Forward Cipher and the result is XORed with the current ciphertext to produce the plaintext. One advantage of using CFB mode over the previously mentioned CBC mode is that both encryption and decryption use the Forward Cipher logic. Another advantage is that the message does not need to be padded to a multiple of 128 bits. Similar to CBC, the CFB mode of encryption cannot be parallelized because it uses the previous block's ciphertext, which is not available until after the Forward Cipher and XOR operations are performed. However, the decryption process can be parallelized, because it uses the previous block's ciphertext as the input to the Inverse Cipher, which is available at the start of decryption. Just like the CBC mode, a one bit change in the ciphertext causes an inverted bit in the current blocks plaintext and a complete corruption in the following blocks of plaintext.

OFB MODE. For the Output Feedback or OFB mode, the initialization vector is encrypted at the start and the result is XORed with either the plaintext block or the ciphertext block. For encryption, each of the subsequent blocks use the previous Forward Cipher blocks as the input to the current 35 Forward Cipher. The current Forward Cipher result is XORed with the plaintext to generate the ciphertext. For decryption, each subsequent block uses the previous Forward Cipher blocks as the input to the current Forward cipher. The current Forward Cipher result is XORed with the 40 ciphertext to produce the plaintext. Similar to CFB, an advantage for using OFB mode is that both the encryption and decryption only use the Forward Cipher logic. Neither the encryption nor the decryption process can be parallelized, because the next input relies on the previous output from the Forward Cipher. However, since the initialization vector, not the data, is fed into the forward cipher, it is possible to perform the forward cipher calculation on the initialization vector up front and then parallelize the XOR calculation with the data. The general rule of using a unique 50 initialization vector with each message under the same key applies. Flipping a bit in the ciphertext produces the same flipped bit in the plaintext. This does not need to be padded to a multiple of 128 bits.

CTR MODE. The Counter or CTR mode of operation uses a counting vector for encryption and decryption as the input to the Forward Cipher instead of an initialization vector. The counting vector must not repeat for any blocks encrypted under the same key and can consist of a nonce concatenated with a count value or simply just a count value. For encryption, the result from the Forward Cipher is XORed with the plaintext, whereas, for decryption the result is XORed with the ciphertext. Both encryption and decryption use only the Forward Cipher and the message does not need to be a multiple of 128 bits, just like CFB and OFB. Since this mode does not rely on calculations of the previous block of data for encryption or decryption both can be parallelized. Flipping a bit in the ciphertext produces the

same flipped bit in the plaintext and vice versa. It is a common misconception that counting mode is susceptible to differential cryptanalysis due to the fact that counting vectors for successive blocks only differ by a small amount. However, if conclusions can be made about the result of the 5 cipher because of the knowledge of the input, this would be an inherent flaw with the Forward Cipher and not a result of the Counter Mode. Embodiments of the present systems and method are presented herein utilizing the counting mode as it is just as robust as the others modes while only needing the $_{10}$ Forward Cipher logic and also has the ability to be pipelined. However, it is to be noted that the present techniques may also be advantageously applied to the other modes as well.

POWER DISSIPATION. The power dissipation in digital systems has three main components i.e. switching power, 15 short-circuit power and static power as given in Equation 1. The first two terms of the Equation 1 fall in the category of dynamic power dissipation which is the main component of power consumption. The charging and discharging of a capacitor dissipates switching power. The dynamic power 20 dissipation is described in the Equation 2.

$$P_{avg} = P_{switching} + P_{short\ circuit} + P_{leakage}$$
 3.1
$$P_{dvn} = C_L V_{dd}^2 \alpha F$$
 3.2

where C_L is the load capacitance, which is a function of the 25fan-out, wire length and transistor size. V_{dd} is the supply voltage, α is the activity factor and f is the clock frequency.

From Equation 3.2, it can be interpreted that there are three degrees of freedom in VLSI design, i.e. Voltage, Physical Capacitance and Data activity. Power optimization 30 entails an attempt to reduce at least one of these factors.

Switching Activity: The switching capacity has two components i.e. F_{clk} which determines average periodicity of arrival data and E (sw) which helps in determining the number of transitions generated in each arrival. E (sw) can 35 key size. The number of rounds may be represented by Nr, be reduced by selecting proper architecture for optimization which can be done by choosing appropriate logic topology and logic level optimization techniques which in turn results in low power. Embodiments of the present systems and methods may provide reduction of power dissipation based 40 on a novel circuit architecture and design.

THE AES ALGORITHM. The AES Proposal has well documented the design, specifications, and function of the Rijndael block cipher. The AES is an iterated symmetric block cipher, which means that it works by repeating the 45 same defined steps multiple times and operates on a fixed number of bytes. Most encryption algorithms including AES are reversible. This means that almost the same steps are performed to both encrypt and decrypt the plaintext and ciphertext respectively, the only difference being that for 50 decryption the steps are performed in reverse order. The AES algorithm operates on bytes, which makes it simpler to implement.

AES ALGORITHM OVERVIEW. The AES algorithm is structured to perform a series of four steps, SubBytes, 55 ShiftRows, MixCols, AddRoundKey, each of which mathematically transform an input data block. Although it was proposed by Rijndael that the input data block sizes could be 128 bit, 192 bit or 256 bit, the AES standard defines a fixed input data block size of 128 bits. The 128 bit input data block 60 is conceptually arranged in a 4×4 matrix of bytes with each column of bytes representing a word. This is often referred to as a state matrix or state array and is shown in FIG. 2.

Each of the data bytes of the state array represent elements in the GF (2⁸) finite field. The byte, consisting of 8 bits, is 65 represented as a polynomial in this finite field as:

4.1

$$b_7x^7 + b_6x^6 + b_5x^5 + b_4x^4 + b_3x^3 + b_2x^2 + b_1x + b_0$$

where the coefficients b_7 , b_6 , b_5 , b_4 , b_3 , b_2 , b_1 , and b_0 represent each bit that can take on a value of 0 or 1. For example, 53 is represented by the polynomial x^6+x^4+x+1 . The series of steps is usually referred to as a round and is iterated a specific number of times depending on the key length. For simplicity, the AES algorithm with a key length of 128-bits is used as an example herein. However, embodiments of the present systems and methods are applicable to other key lengths as well.

The series of steps is usually referred to as a round and is iterated a specific number of times depending on the key length. There are 3 key lengths available. A table of the number of rounds associated with key lengths is shown in Table 1

TABLE 1

Number of iteration	ns for various key lengths
Key Length	Number of rounds
AES-128	10
AES-192	12
AES-256	14

Embodiments of the present systems and methods may utilize the AES algorithm with a key length of, for example, 128-bits. This key length may be represented by Nk=4, which reflects the number of 32-bit words (number of columns) in the Cipher Key. The input block and the output block may also be 128 bits wide. This is represented may be Nb=4, which reflects the number of 32-bit words (number of columns) in the State. The number of rounds to be performed during the execution of the algorithm is dependent on the where Nr=10. Since the key length decides the number of rounds to be performed, the importance of security compared to the combined impact of area, speed, and power is often analyzed prior to choosing a key length. FIG. 3 shows the top-level blocks involved in the algorithm.

As per the standard, 10 rounds for 128 bits key length may be carried out in which the last round may be performed separately. For both encryption and decryption, each round function may be composed of four different byte-oriented transformations which are:

Byte substitution using a substitution table (S-box). (Sub-Bytes)

Shifting rows of the state array by different offsets depending on row number. (ShiftRows)

Mixing the column data of the state array by performing multiplication with a pre-fixed value. (MixColumns) Adding a round key to the current state in each round. (AddRoundKey)

All of these operations may be carried out in each iteration of the AES algorithm. Based on the key provided, new set of keys will be generated for each round using the key expansion block and will be fed to each round as input. Embodiments of the present systems and methods may provide a novel architecture for performing the byte substitution and row shifting transformations.

KEY EXPANSION. Prior to encryption or decryption, the key has to be expanded. The expanded key is used in the Add Round Key Transformation step. Each time this function is called, a different part of the expanded key is XORed with the current state matrix at that time. For this to work the expanded key must be large enough so that it can provide a

key for each time the Add Round Key function is performed. The Add Round Key step is used in each round as well as an extra time at the beginning of the algorithm.

This algorithm generates one key each for every round of the AES, the number of keys generated is directly equal to the number of rounds of AES. The generated keys are known as expanded keys. The expanded key of the current round 'It' is a function (R-1) nth round's key. The original AES proposal represents the expanded key as an array of length equal to the block length multiplied by the number of rounds plus 1 (e.g., for a block length of 128 bits and 10 rounds, 1408 RoundKey bits are needed).

Considering the first four words of the cipher key to be $[W_0, W_1, W_2, W_3]$, then the algorithm subsequently expands a 44-word key schedule that can be labeled W_0, W_1, W_2 and so till W_{43} . The first four words of the key are used as is, and the rest are expanded with respect to the block length. Furthermore, every $(W_{x+4})^{th}$ word is taken as a function of $W_x \otimes F(W_{x+3})$, and the following (W_{x+5}) will be a sum of $(W_{x+5}) \otimes (W_{x+4})$.

The function $F(W_{x+5})$ executes the following consecutive functions:

Rot Word (4 bytes): This function performs a circular shift on the row where each 4-byte word is cyclically shifted to the left. For example, a sequence 1, 2, 3, 4 gives the result as 2, 3, 4, 1 after the rotation.

Sub Word (4 bytes): The key expansion unit uses the same S-Box as used in the main algorithm body. This step applies the S-Box value as described in the sub bytes function to each of the 4 bytes in the argument.

Rcon and XOR: This is basically an abbreviation for 'Round Constant'. It has pre-fixed values for each round of the key expansion. The result of the Sub Word is XORed with the Rcon values given in Table 2 below with respect to the corresponding round number.

TABLE 2

Round Number	Rcon	Value
1	Rcon(1)	01000000
2	Rcon(2)	02000000
3	Rcon(3)	04000000
4	Rcon(4)	08000000
5	Rcon(5)	10000000
6	Rcon(6)	20000000
7	Rcon(7)	40000000
8	Rcon(8)	80000000
9	Rcon(9)	1B000000
10	Rcon(10)	36000000

This procedure is carried out in each round of expansion until keys for all rounds of the main algorithm are obtained. Also, a point to be noted is that this layer can be executed with the RoundKey addition during encryption, but it is a secessity to generate all the keys before decryption starts. Therefore to avoid confusion and decrease the circuit complexity, the key expansion layer is completed before the encryption/decryption round transform begins. The Rcon values are the same for both encryption and decryption.

ENCRYPTION. At the start of the encryption process, the input data and input key are copied to the state array using the conventions. XOR operation is performed between each byte of the input data with the corresponding byte of the input key and the output is given as input to the first round. 65 After the initial round key addition, the state array is transformed by implementing round functions 10 times (for

10

a 128 bit key) with the final round being slightly different from the first 9 rounds. The final state after 10 iterations of this process is then copied to the output. The individual transformations that are carried out in each round are listed and detailed below:

SubBytes ShiftRows MixColumns

AddRoundKey

Table 3 specifies the operations performed at each round and the order in which each operation is carried out. Also, FIG. 4 shows a flow diagram of the steps involved in the encryption process. All the rounds are identical except the last one in which the MixColumns transformation is eliminated. Thus, the encrypted data will be achieved at the end of the final round.

TABLE 3

	Operations performed in each round
Round	Function
	Add Round Key (State)
0	Add Round Key(Mix Colum(Shift Row(Byte Sub(State))))
1	Add Round Key(Mix Colum(Shift Row(Byte Sub(State))))
2	Add Round Key(Mix Colum(Shift Row(Byte Sub(State))))
3	Add Round Key(Mix Colum(Shift Row(Byte Sub(State))))
4	Add Round Key(Mix Colum(Shift Row(Byte Sub(State))))
5	Add Round Key(Mix Colum(Shift Row(Byte Sub(State))))
6	Add Round Key(Mix Colum(Shift Row(Byte Sub(State))))
7	Add Round Key(Mix Colum(Shift Row(Byte Sub(State))))
8	Add Round Key(Mix Colum(Shift Row(Byte Sub(State))))
9	Add Round Key(Shift Row(Byte Sub(State)))

SUB BYTES TRANSFORMATION. The SubBytes transformation updates each byte in the state array with a corresponding byte in the Substitution Box (SBOX). The SBOX is the result of performing the multiplicative inverse followed by the affine transform of an element in the state array. The details of this process are often obscured and a Look Up table is often used, since each 8-bit element will map to the same value after performing these two operations, as shown FIG. 5.

Unless this table is replicated 16 times, the SubBytes step
of the round can take 16 clock cycles. Normally, this is
undesirable, so multiple copies of this table may be made so
that the look-up can occur within one clock cycle. Normally
this will have an impact on the area usage with the severity
varying depending on the type of platform used. Therefore,
it is important to understand the process used to generate the
SBOX, so that the decision of whether or not to use a look
up table can be made.

The S-Box is constructed by the composition of two transformations-first multiplicative inverse is performed on the state matrix and then an affine transformation is applied to the result. Since the S-Box is independent of any input, pre-calculated forms are used if enough memory (256 bytes for 1 S-Box) is available. Each byte of the state is then substituted by the value in the S-Box corresponding to the index value of the state. FIG. 6 shows the operation of the S-Box.

SHIFT ROW TRANSFORMATION. The data in this algorithm are grouped in bytes, and are represented in column-major matrix format, i.e. the first four bytes forms the first column rather being aligned in a typical row representation as shown in FIG. 2. Data includes cipher, key and all other intermediate values. Even though all data is

column-major aligned, every layer operates on row-major fashion, i.e. on each row individually.

During encryption, cyclic left rotation is performed by a certain number of bytes. Row (0) is left alone, Row (1) is shifted to the left one byte; the reason being 4 cyclic shifts would yield the same product as the original word, Row (2) is shifted to the left two bytes and Row (3) is shifted to the left three bytes. After the shift rows transformation, the byte order of the block is scrambled and shown in FIG. 7.

MIX COLUMNS TRANSFORMATION. In the MixColumns transformation, the state array is multiplied by a circulant Maximum Distance Separable (MDS) matrix. The columns of the circulant matrix are shifted to the right circularly. The first column is left alone, the second is shifted by one byte, the third column is shifted by two bytes and the fourth column is shifted by three bytes. The circulant matrix used in the AES algorithm is defined by the polynomial $c(x)=3x^3+x^2+x+2$ where 2 represents c_0 , 1 represents c_1 and c_2 , and 3 represents c_3 , as shown in FIG. 8. Each column of the state array is then multiplied by this entire circulant matrix to produce each column of the new state array after the transformation. The correct matrix multiplication is then performed as shown in FIG. 9.

The multiplication is performed one column at a time (4 bytes). Therefore, each value of the column is multiplied against every value of the matrix which is totally 16 multiplications per column. The products of the multiplications are then XORed to produce only 4 bytes again for the next state operation. Thus, for 4 bytes of input, 16 multiplications and 12 XORs are done. Table 4 shows the expansion of the multiplication and XOR of each column.

TABLE 4

Expanded example of mix column transformation	
$b_{0} = (02 * a_{0}) \otimes (03 * a_{1}) \otimes a_{2} \otimes a_{3};$ $b_{1} = (02 * a_{1}) \otimes (03 * a_{2}) \otimes a_{3} \otimes a_{0};$ $b_{2} = (02 * a_{2}) \otimes (03 * a_{3}) \otimes a_{0} \otimes a_{1};$ $b_{3} = (02 * a_{3}) \otimes (03 * a_{0}) \otimes a_{1} \otimes a_{2};$ $b_{4} = (03 * a_{0}) \otimes a_{1} \otimes a_{2} \otimes (02 * a_{3};$ $b_{5} = (03 * a_{1}) \otimes a_{2} \otimes a_{3} \otimes (02 * a_{0});$ $b_{6} = (03 * a_{2}) \otimes a_{3} \otimes a_{0} \otimes (02 * a_{1});$ $b_{7} = (03 * a_{3}) \otimes a_{0} \otimes a_{1} \otimes (02 * a_{2});$ $b_{8} = a_{0} \otimes a_{1} \otimes (02 * a_{2}) \otimes (03 * a_{3});$ $b_{9} = a_{1} \otimes a_{2} \otimes (02 * a_{3}) \otimes (03 * a_{0});$ $b_{10} = a_{2} \otimes a_{3} \otimes (02 * a_{0}) \otimes (03 * a_{1});$ $b_{11} = a_{3} \otimes a_{0} \otimes (02 * a_{1}) \otimes (03 * a_{2});$ $b_{12} = a_{0} \otimes (02 * a_{1}) \otimes (03 * a_{2}) \otimes a_{3};$ $b_{13} = a_{1} \otimes (02 * a_{2}) \otimes (03 * a_{0}) \otimes a_{1};$	
$b_{15} = a_3 \otimes (02 * a_0) \otimes (03 * a_1) \otimes a_2;$	

The purpose of the MixColumns step along with the ShiftRows step is to provide diffusion in the Rijndael cipher. Diffusion in cryptography means the output bits depend on the input bits, but in a complex way. If one input bit is 55 changed, the output bits should change completely, in an unpredictable manner.

ADD ROUND KEY TRANSFORMATION. The AES algorithm has key/data block length of product of 32-bits. A minimum of 6 round transformation for AES process is 60 proposed to be resistive to all cryptanalysis attacks, as a security margin, 4 more rounds are added for up to 128-bits. For every addition of 32-bits to the block length another round is added to the process. In this step of the encryption process, the state array is XORed with a round key generated 65 from the key expansion process. Each word of the state array and round key matrices are XORed together to create a word

12

in the resultant matrix. This is repeated for all the elements of the matrices. FIG. 10 shows the round key addition step.

DECRYPTION. The cipher text of 128 bits and the same key of 128 bits will be given as the input to the decryption block. The encrypted data will be decrypted and the original plain message will be achieved as the output of the decryption block. The Cipher transformations can be inverted and then implemented in reverse order to produce a straightforward Inverse Cipher for the AES algorithm. The individual transformations used in the Inverse Cipher are listed as follows:

InvShiftRows
InvSubBytes
InvMixColumns
15 AddRoundKey

FIG. 11 shows a flow diagram of the steps involved in the decryption process. All the rounds are identical except the last one in which the mix columns transformation is eliminated. Thus, the original data or plaintext will be achieved at the end of the last round of the algorithm.

The decryption algorithm also uses the same transformations as in the encryption algorithm but in the inverse form. Therefore, the predefined values used in each transformation will be different. It is similar to the encryption process in the way that it performs four transformations for 9 iterations and omits the inverse mix column step in the last round. The Add Round Key transformation is performed the same way as in the encryption algorithm. The cipher text is XORed with the immediate expanded key in that particular iteration. The resultant state matrix is then given as input to the Inverse Shift Rows transformation. The inverse transformations are explained below.

INVERSE SHIFT ROWS. This transformation is very similar to the shift rows transformation performed while the encryption process takes place. The only difference is that the bytes are cyclic shifted to the right instead of left. Therefore Row(0) is left alone, Row(1) is shifted to the right by one byte, Row(2) is shifted to the right by two bytes and Row(3) is shifted to the right by three bytes. This is illustrated in FIG. 12.

INVERSE SUB BYTES. InvSubBytes is the inverse of the SubByte transformation. In which the inverse S-Box is applied to each byte of the current state. The transformation will be carried out in the same way as for encryption meaning that the substitution value will be determined by the intersection of the row and the column in the Inverse S-Box.

This process works by generating the Inv S-box, done in the opposite manner, where first, the inverse affine transform of the input value is taken. Then the multiplicative inverse of the result is done either using the Extended Euclidean Algorithm or the composite field arithmetic. This results in the Inverse S-Box as shown in FIG. 13.

INVERSE MIX COLUMN. For decryption, the Inv-MixColumns step is performed using the Inverse Circulant Matrix shown in FIG. 14. The multiplication is done column wise just like it is done for encryption.

The multiplication of each element by 0x9 0xB 0xD and 0xE are simplified when broken up into an XOR combination of simpler multiplications. InvMixColumns step is not performed in the final round of the decryption process.

Embodiments of the present systems and methods involve mainly the ShiftRow layer of the AES process and may achieve lower power consumption compared to the original ShiftRow transformation. The shift row operation in the original process takes place by performing cyclic left rotation on each row of the state array by a certain number of

bytes during encryption and cyclic right shift by the same number of bytes during decryption. The first row is shifted by 0 bytes, the second row by 1 byte, the third row by 2 bytes and the final row by 3 bytes. This cyclic shift is typically achieved by using shift registers.

Embodiments of the present systems and methods may utilize a novel technique to perform the shift row operation. Embodiments may use multiplexer logic to perform this transformation as opposed to performing a cyclic shift using registers thereby aiming to reduce area and power considerably. The multiplexer based shift row operation may be achieved by tying the elements of the shifted state matrix to multiplexers in the same order in which they must be arranged in the state matrix after the shift.

FIG. 15 illustrates an exemplary embodiment of circuitry to implement the present process with a current state matrix (after SubByte transformation) 1502, multiplexers 1500, and the state matrix with the shifted elements after ShiftRow **1506**. In the ShiftRow operation, each row is shifted by a 20 certain number of bytes, which means a total of 128 bits are shifted in each round. Conventional approaches use 128 1-bit shift registers or an equal number of higher bit registers, which would mean extra area and power consumption in each of the 10 rounds of encryption as well as decryption. Embodiments of the present systems and methods may eliminate this unnecessary circuitry by using multiplexers to perform the shifting by tying the shifted order of bytes to the multiplexer inputs. Thus, one entire step of the process may be eliminated from each round. Both SubByte and ShiftRow 30 operations may be completed in one step. Implementation of the modified process may reduce power consumption considerably. An exemplary flow diagram of the modified AES encryption process 1600 is shown in FIG. 16. An exemplary flow diagram of the modified AES decryption process 1700 35 is shown in FIG. 17.

As may be observed from processes 1600 and 1700, merging the two steps of SubByte and ShiftRow reduces the algorithm to three steps instead of four during encryption. Similarly, the InvSubBytes and InvShiftRow may be merged 40 during decryption. Since one whole step is removed from the algorithm in the encryption as well as decryption processes, the total hardware used is reduced consequently reducing area and power consumption.

To further reduce the power consumption of embodiments 45 of the present systems and methods, clock gating may be performed on both designs, that is, the conventional Shift-Row design and the multiplexer-based ShiftRow design of embodiments of the present systems and methods.

Methodology. Examples of design methodologies for 50 embodiments of the present systems and methods may include entry of HDL code for the modified AES design compiled and implemented using XILINX ISE®. The simulation may be done, for example, using MODEL SIM® by MENTOR GRAPHICS® and functional verification may be 55 done using the waveform viewer in the software. The compiled HDL code may then be synthesized into a gate level HDL netlist using, for example, SYNOPSYS DESIGN VISION® compiler. This is also used to generate a timing and area report using the GSCL 45 nm technology file 60 library of Synopsys. In this example, the design is made to operate at a frequency of 100 MHz. Here the netlist is simulated and its activity is recorded and saved to a file. This activity file is then used to make a power estimation of the design using Synopsys Primetime. These power and timing 65 reports are read and checked to compare the parameters of each design.

14

The modified process may be compared with the conventional process which uses cyclic shift for the ShiftRow transformation. The design may be compiled as a fully sequential design using the logic for Affine Transforms in the SubBytes stage as compared to defining the stage using a Look Up Table (LUT). As shown in FIG. 15, overall five 4×1 multiplexers 1500 may be used to implement the process. The substituted inputs from current state matrix 1502 may be tied to the input pins of four multiplexers 1508A-D in the shifted order of the substituted state matrix. The fifth multiplexer 1510 may be used to select one output out of each of the produced outputs in the four multiplexers.

This design may be compared to conventional AES designs that follow the conventional shift operation. Clock gating may be performed on both designs. Multiplexer shift may be implemented with a completely sequential design and clock gating is performed on this design as well. Such comparative analysis may be done in terms of average power and delay for each design.

Embodiments of the 128-bit AES encryption algorithm were successfully implemented and functional verification performed for the designs described above. Examples of the synthesis, schematic, and simulation results are provided. An exemplary breakdown illustration of the sub-modules is also provided. Exemplary RTL schematics of the top module and each sub-module are shown in the drawings. For example, FIG. 18 shows an exemplary RTL schematic of the top module 1800. FIG. 19 shows an exemplary top level schematic 1900 showing the instances of 10 rounds of encryption. FIG. 20 shows an exemplary RTL Schematic of an AddRoundKey Module 2000. FIG. 21 shows an exemplary RTL schematic of a MixColumns Module 2100.

Exemplary simulation results showing encryption and decryption waveforms illustrating the correct functionality of the designs are shown in FIGS. 22 and 23. FIG. 22 shows an exemplary simulation waveform 2200 of encryption, with Data

Input=128'h54776F204F6E65204E696E652054776F, Key=128'h5468617473206D79204B756E67204675, and Encrypted Data Output=128'h29C3505F571420F64022 99B31A02D73A.

FIG. 23 shows an exemplary simulation waveform 2300 of decryption, with

Encrypted Data Input=128'h29C3505F571420F6402299 B31A02D73A,

Key=128'h5468617473206D79204B756E67204675, and Decrypted output/original input=128'h54776F204F6E65 204E696E652054776F

As seen in the simulation waveforms, the plain text is given as input to the encryption module with a 128-bit key. The encrypted output or cipher text is then given as input to the decryption module with the same key. The decryption algorithm decrypts the encrypted data and returns the output as the plain text.

POWER AND DELAY ESTIMATION RESULTS. Power and delay estimation for three exemplary designs are presented in this section. Each design has two estimations; one for the design with clock gating and the other for the design with no clock gating. A comparison is provided at the end summarizing the estimation results. For simplicity:

The original AES process (combinational) is called Design 1

Embodiments with a multiplexer are referred to as Design 2 and

Embodiments with a fully sequential design with multiplexer are called Design 3

15

DESIGN 1. The delay and power results for Design 1 with clock gating and without clock gating are provided in this section. Table 5 shows Power Estimation for Design 1.

TABLE 5

Power Group	Value (mW)	Percentage of total (%)	
Net Switching Power	51.8	55.18	
Cell Internal Power	40.6	43.31	
Cell Leakage Power	1.41	1.51	

Table 6 shows Delay Estimation for Design 1:

TABLE 6

Time Group	Value (ns)
Data Required Time Data Arrival Time Slack (MET)	99.38 -14.09 85.30

Table 7 shows Power estimation for Design 1 with clock gating

TABLE 7

Power Group	Value (mW)	Percentage (%)
Net Switching Power Cell Internal Power Cell Leakage Power	7.98 7.93 17.27	24.04 23.91 52.05
Total Power	33.18	100

DESIGN 2. The delay and power results for Design 2 with 35 clock gating and without clock gating are provided in this section. Table 8 shows Power Estimation for Design 2

TABLE 8

Power Group	Value (mW)	Percentage (%)
Net Switching Power Cell Internal Power Cell Leakage Power	43.4 34.7 1.47	54.53 43.62 1.05
Total Power	79.6	100

Table 9 shows Delay Estimation for Design 2:

TABLE 9

Time Group	Value (ns)
Data Required Time Data Arrival Time	99.38
Slack (MET)	-14.04 85.35

Table 10 shows Power estimation for Design 2 with clock gating

TABLE 10

Power Group	Value (mW)	Percentage (%)	6
Net Switching Power Cell Internal Power Cell Leakage Power	9.09 7.76 1.98	48.27 41.19 10.53	
Total Power	18.8	100	— 6

16

DESIGN 3. The delay and power results for Design 3 with clock gating and without clock gating are provided in this section. Table 11 shows Power Estimation for Design 3.

TABLE 11

_	Power Group	Value (mW)	Percentage (%)	
_)	Net Switching Power	2.66	13.07	_
	Cell Internal Power	12.27	61.5	
	Cell Leakage Power	4.57	23.43	
5	Total Power	19.5	100	

Table 12 shows Delay Estimation for Design 3:

TABLE 12

Time Group	Value (ns)
Data Required Time Data Arrival Time Slack (MET)	99.38 -2.82 97.08

Table 13 shows Power estimation for Design 3 with clock gating.

TABLE 13

Power Group	Value (mW)	Percentage (%)
Net Switching Power Cell Internal Power Cell Leakage Power	2.84 5.19 3.37	24.91 45.52 24.91
Total Power	11.4	100

COMPARISON OF RESULTS. A comparison of results
 for Design 1, Design 2, and Design 3 are presented with and without clock gating. All designs operate at a frequency of 100 MHz. The power estimation is given in milliwatts and the delay is given in nano seconds. In each row, the design along with its power and delay estimation are provided. A discussion of the results is also provided.

A comparison of power 2400 between Design 1 and Design 2 (without clock gating) is shown in FIG. 24. A comparison of power 2500 between Design 1 & Design 2 (with clock gating) is shown in FIG. 25. A comparison of power 2600 of Design 3 with and without Clock Gating is shown in FIG. 26. A comparison of power estimation for all designs is shown in Table 14.

TABLE 14

Design	Non-clock gated	Clock Gated
Combinational original (Design 1)	93.8 mW	33.2 mW
Implementing multiplexer logic (Design 2)	79.6 mW	18.8 mW
Fully Sequential with multiplexer (Design 3)	19.5 mW	11.4 mW

FIG. 27 shows power consumption of all the three designs with and without clock gating.

Security of data is of utmost importance in the internet era so as to not allow unintended recipients to view or access sensitive data. The internet technology is ever growing and future developments are only possible when this technology is established as a reliable and secure medium. This has 5 brought forth the development of various methodologies to ensure the security of data such as encryption algorithms. Over the past few years, tremendous amount of work has been done on optimizing encryption algorithms at both the hardware and software level. One such algorithm that is 10 widely used is the AES Algorithm. The AES Algorithm is an iterated symmetric block cipher, which means that it works by repeating the same defined steps multiple times and operates on a fixed number of bytes.

For many applications it is necessary for the design to 15 consume lower power. The objective of this thesis is the design and implementation of low power 128 bit AES Algorithm. The five layers of the AES were analyzed extensively to identify algorithmic level changes for possible power optimization. This research introduced a new 20 method for the shift row transformation step of the AES algorithm. The new method will reduce power consumption since it eliminates the usage of a large number of registers compared to the original transformation in the algorithm. This transformation takes place in every round of the 25 encryption process as well as the decryption process thus the potential for power reduction is significant.

The proposed algorithm has been implemented and simulated using Xilinx ISE. It was synthesized and power and delay estimations were done using the Synopsys 45 nm 30 technology library. Design 1, Design 2 and Design 3 were estimated to have a power consumption of 93.8 mW, 79.6 mW and 19.5 mW respectively, where Design 1 and Design 2 are the implementations of two existing algorithms and Design 3 is the implementation of the proposed algorithm. 35

It can thus be observed that the modified algorithm considerably reduces the power consumption as compared to the original algorithms. Furthermore, a fully sequential design of the AES algorithm with the modified Shift Row transformation consumes the least power among the designs 40 under consideration. The delay results also show a consistent decrease. The delay values for Design 1, Design 2 and Design 3 are 14.09 ns, 14.04 ns and 2.82 ns respectively.

Clock gating was performed on each of these designs to further reduce the power consumption. It was observed that 45 the application of clock gating decreased the overall power consumption of all the designs with minimal delay penalty. Since the main objective of the thesis is to optimize power consumption, it can safely be concluded that the proposed algorithm has proved to be a power efficient model. Furthermore, it may be concluded that clock gating the design would decrease power consumption even more with minimal delay penalty.

Although specific embodiments of the present invention have been described, it will be understood by those of skill 55 in the art that there are other embodiments that are equivalent to the described embodiments. Accordingly, it is to be understood that the invention is not to be limited by the specific illustrated embodiments, but only by the scope of the appended claims.

From the above description, it can be seen that the present invention provides a system and method for the efficient execution of the described techniques. References in the claims to an element in the singular is not intended to mean "one and only" unless explicitly so stated, but rather "one or 65 more." All structural and functional equivalents to the elements of the above-described exemplary embodiment that

18

are currently known or later come to be known to those of ordinary skill in the art are intended to be encompassed by the present claims. No claim element herein is to be construed under the provisions of 35 U.S.C. § 112, sixth paragraph, unless the element is expressly recited using the phrase "means for" or "step for."

While the foregoing written description of the invention enables one of ordinary skill to make and use what is considered presently to be the best mode thereof, those of ordinary skill will understand and appreciate the existence of alternatives, adaptations, variations, combinations, and equivalents of the specific embodiment, method, and examples herein. Those skilled in the art will appreciate that the within disclosures are exemplary only and that various modifications may be made within the scope of the present invention. In addition, while a particular feature of the teachings may have been disclosed with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular function. Furthermore, to the extent that the terms "including", "includes", "having", "has", "with", or variants thereof are used in either the detailed description and the claims, such terms are intended to be inclusive in a manner similar to the term "comprising."

Other embodiments of the teachings will be apparent to those skilled in the art from consideration of the specification and practice of the teachings disclosed herein. The invention should therefore not be limited by the described embodiment, method, and examples, but by all embodiments and methods within the scope and spirit of the invention. Accordingly, the present invention is not limited to the specific embodiments as illustrated herein, but is only limited by the following claims.

What is claimed is:

- 1. An encryption and decryption apparatus comprising: memory storing a plaintext, an encryption key, a current state matrix, a resultant state matrix, and a ciphertext; a processor;
- a first, a second, a third, and a fourth plurality of interconnections; and
- a first, a second, a third, a fourth, and a fifth four-by-one multiplexers; and

circuitry configured to perform clock gating;

the processor, the memory, the circuitry, the first, second, third, fourth, and fifth four-by-one multiplexers, and the first, second, third, and fourth plurality of interconnections to perform an iterated Rijndael block cipher to convert the plaintext to the ciphertext using the encryption key by applying a SubBytes operation, a Shift-Rows operation, a MixCols operation, and an AddRoundKey operation,

wherein the SubBytes operation is performed in the same step as the ShiftRows operation by including a look-up table,

wherein the plaintext is transformed into the current state matrix and the resultant state matrix as intermediate values during intermediate operations of the block cipher, and

wherein the ShiftRows operation comprises:

using the first plurality of interconnections to connect a first row of the current state matrix to the first four-by-one multiplexer in an order of elements of the first row, wherein an arrangement of the first plurality of interconnections preserves the order of

elements of the first row of the current state matrix as an order of inputs into the first four-by-one multiplexer;

transmitting from the first four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the first row of the resultant state matrix, in the order received by the first four-by-one multiplexer;

using the second plurality of interconnections to connect a second row of the current state matrix to the second four-by-one multiplexer, wherein an arrangement of the second plurality of interconnections shifts an order of elements of the second row of the current state matrix by one to the left for input into the second four-by-one multiplexer;

transmitting from the second four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the second row of the resultant state matrix, in the order received by the second four-by-one multiplexer;

using the third plurality of interconnections to connect a third row of the current state matrix to the third four-by-one multiplexer, wherein an arrangement of the third plurality of interconnections shifts an order of elements of the third row of the current state 25 matrix by two to the left for input into the third four-by-one multiplexer;

transmitting from the third four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the third row of the resultant state matrix, in the order 30 received by the third four-by-one multiplexer;

using the fourth plurality of interconnections to connect a fourth row of the current state matrix to the fourth four-by-one multiplexer, wherein an arrangement of the fourth plurality of interconnections shifts an 35 order of elements of the fourth row of the current state matrix by three to the left for input into the fourth four-by-one multiplexer;

transmitting from the fourth four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the 40 fourth row of the resultant state matrix, in the order received by the fourth four-by-one multiplexer; and

transmitting from the fifth four-by-one multiplexer to the resultant state matrix each element in a row-by-row fashion, in an order the elements were received 45 by the fifth four-by-one multiplexer.

- 2. The apparatus of claim 1, wherein an Advanced Encryption Standard encryption or decryption process is a 128-bit process.
- 3. The apparatus of claim 1, wherein the encryption and 50 decryption apparatus comprising the first, second, third, fourth, and fifth four-by-one multiplexers to perform an Advanced Encryption Standard ShiftRow operation consumes less power than an encryption and decryption apparatus comprising shift registers to perform the Advanced 55 Encryption Standard ShiftRow operation.
 - 4. A method of encryption and decryption comprising: storing, in a memory, a current state matrix, a plaintext, an encryption key, a resultant state matrix, and a ciphertext;

performing an iterated Rijndael block cipher to convert the plaintext to the ciphertext using the encryption key by applying a SubBytes operation, a ShiftRows operation, a MixCols operation, and an AddRoundKey operation,

wherein clock gating is used when performing the iterated Rijndael block cipher,

20

wherein the SubBytes operation is performed in the same step as the ShiftRows operation by including a look-up table,

wherein the plaintext is transformed into the current state matrix and the resultant state matrix as intermediate values during intermediate operations of the block cipher, and

wherein the ShiftRows operation comprises:

using a first plurality of interconnections to connect a first row of the current state matrix to a first four-by-one multiplexer in an order of elements of the first row, wherein an arrangement of the first plurality of interconnections preserves the order of elements of the first row of the current state matrix as an order of inputs into the first four-by-one multiplexer;

transmitting from the first four-by-one multiplexer to a fifth four-by-one multiplexer the elements of the first row of the resultant state matrix, in the order received by the first four-by-one multiplexer;

using a second plurality of interconnections to connect a second row of the current state matrix to a second four-by-one multiplexer, wherein an arrangement of the second plurality of interconnections shifts an order of elements of the second row of the current state matrix by one to the left for input into the second four-by-one multiplexer;

transmitting from the second four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the second row of the resultant state matrix, in the order received by the second four-by-one multiplexer;

using a third plurality of interconnections to connect a third row of the current state matrix to a third four-by-one multiplexer, wherein an arrangement of the third plurality of interconnections shifts an order of elements of the third row of the current state matrix by two to the left for input into the third four-by-one multiplexer;

transmitting from the third four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the third row of the resultant state matrix, in the order received by the third four-by-one multiplexer;

using a fourth plurality of interconnections to connect a fourth row of the current state matrix to a fourth four-by-one multiplexer, wherein an arrangement of the fourth plurality of interconnections shifts an order of elements of the fourth row of the current state matrix by three to the left for input into the fourth four-by-one multiplexer;

transmitting from the fourth four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the fourth row of the resultant state matrix, in the order received by the fourth four-by-one multiplexer; and

transmitting from the fifth four-by-one multiplexer to the resultant state matrix each element in a row-byrow fashion, in an order the elements were received by the fifth four-by-one multiplexer.

- 5. The method of claim 4 wherein an Advanced Encryption Standard encryption or decryption process is a 128-bit process.
- 6. The method of claim 4, wherein using the first, the second, the third, the fourth, and the fifth four-by-one multiplexer to perform an Advanced Encryption Standard
 ShiftRow operation consumes less power than using shift registers to perform the Advanced Encryption Standard ShiftRow operation.

- 7. A system for encryption and decryption comprising: computer memory for storing a plaintext, an encryption key, a current state matrix, a resultant state matrix, and a ciphertext;
- a processor;

circuitry configured to perform clock gating; and

a first, a second, a third, a fourth, and a fifth four-by-one multiplexers;

the processor, the computer memory, and the four-by-one multiplexers for performing an iterated Rijndael block cipher to convert the plaintext to the ciphertext using the encryption key by applying a SubBytes operation, a ShiftRows operation, a MixCols operation, and an AddRoundKey operation,

wherein the SubBytes operation is performed in the same step as the ShiftRows operation by including a look-up table,

wherein the plaintext is transformed into the current state matrix and the resultant state matrix as intermediate 20 values during intermediate operations of the block cipher, and

wherein the ShiftRows operation comprises:

using a first plurality of connections to connect a first row of the current state matrix to the first four-by-one 25 multiplexer in an order of elements of the first row, wherein an arrangement of the first plurality of connections preserves the order of elements of the first row of the current state matrix as an order of inputs into the first four-by-one multiplexer; 30

transmitting from the first four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the first row of the resultant state matrix, in the order received by the first four-by-one multiplexer;

using a second plurality of connections to connect a second row of the current state matrix to the second four-by-one multiplexer, wherein an arrangement of the second plurality of connections shifts an order of elements of the second row of the current state matrix by one to the left for input into the second 40 four-by-one multiplexer;

transmitting from the second four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the second row of the resultant state matrix, in the order received by the second four-by-one multi- 45 plexer;

using a third plurality of connections to connect a third row of the current state matrix to the third four-by-one multiplexer, wherein an arrangement of the third plurality of connections shifts an order of elements of the third row of the current state matrix by two to the left for input into the third four-by-one multiplexer;

transmitting from the third four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the third 55 row of the resultant state matrix, in the order received by the third four-by-one multiplexer;

using a fourth plurality of connections to connect a fourth row of the current state matrix to the fourth four-by-one multiplexer, wherein an arrangement of the fourth 60 plurality of connections shifts an order of elements of the fourth row of the current state matrix by three to the left for input into the fourth four-by-one multiplexer;

transmitting from the fourth four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the 65 fourth row of the resultant state matrix, in the order received by the fourth four-by-one multiplexer; and

22

transmitting from the fifth four-by-one multiplexer to the resultant state matrix each element in a row-by-row fashion, in an order the elements were received by the fifth four-by-one multiplexer.

8. The system of claim 7, wherein an Advanced Encryption Standard encryption or decryption process is a 128-bit process.

9. The system of claim 7, wherein the ShiftRow operation performed by the system consumes less power than using shift registers to perform the ShiftRow operation.

10. An encryption and decryption apparatus comprising: memory storing a plaintext, an encryption key, an expanded key, a current state matrix, a resultant state matrix, and a ciphertext;

a processor;

circuitry configured to perform clock gating;

a plurality of interconnections; and

a first, a second, a third, a fourth, and a fifth four-by-one multiplexers;

the processor, the memory, the first, second, third, fourth, and fifth four-by-one multiplexers, and the plurality of interconnections to perform:

determining a number of iterations based on the encryption key;

determining the expanded key based on the encryption key;

adding the expanded key to the plaintext to form the current state matrix;

iterating the following steps for the number of iterations:

performing a SubBytes operation and a ShiftRows operation on the current state matrix to determine the resultant state matrix in a single step using a look-up table;

setting the current state matrix equal to the resultant state matrix;

performing a MixCols operation on the current state matrix to determine the resultant state matrix;

setting the current state matrix equal to the resultant state matrix;

determining the expanded key;

adding the expanded key to the current state matrix to produce the resultant state matrix;

setting the current state matrix equal to the resultant state matrix;

wherein, the ShiftRows operation comprises:

using a first four interconnections of the plurality of interconnections to connect a first row of the current state matrix to the first four-by-one multiplexer in an order of elements of the first row, wherein an arrangement of the first four interconnections preserves the order of elements of the first row as an order of inputs into the first four-by-one multiplexer;

transmitting from the first four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the first row of the resultant state matrix in the order received by the first fourby-one multiplexer;

using a second four interconnections of the plurality of interconnections to connect a second row of the current state matrix to the second four-by-one multiplexer, wherein an arrangement of the second four interconnections shifts an order of elements of the second row of the current state matrix by one to the left for input into the second four-by-one multiplexer;

transmitting from the second four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the second row of the resultant state matrix in the order received by the second four-by-one multiplexer;

using a third four interconnections of the plurality of interconnections to connect a third row of the current state matrix to the third four-by-one multiplexer, wherein an arrangement of the third four interconnections shifts an order of 10 elements of the third row of the current state matrix by two to the left for input into the third four-by-one multiplexer;

transmitting from the third four-by-one multiplexer to the fifth four-by-one multiplexer the 15 elements of the third row of the resultant state matrix in the order received by the third fourby-one multiplexer;

using a fourth four interconnections of the plurality of interconnections to connect a fourth row 20 of the current state matrix to the fourth fourby-one multiplexer, wherein an arrangement of the fourth four interconnections shifts an order

24

of elements of the fourth row of the current state matrix input by three to the left for into the fourth four-by-one multiplexer;

transmitting from the fourth four-by-one multiplexer to the fifth four-by-one multiplexer the elements of the fourth row of the resultant state matrix in the order received by the fourth fourby-one multiplexer;

transmitting from the fifth four-by-one multiplexer to the resultant state matrix each element in a row-by-row fashion, in an order the elements were received by the fifth four-by-one multiplexer;

performing the SubBytes operation and the ShiftRows operation on the current state matrix to determine the resultant state matrix in a single step using the look-up table;

determining the expanded key;

adding the expanded key to the resultant state matrix to produce the ciphertext; and

transmitting the ciphertext to a user device.

* * * *